a risc-v simulator
Go to file
2023-10-20 11:14:38 +02:00
src Fixed SBI base extension implementation 2023-10-20 11:14:38 +02:00
tests Changed SW/LW test 2023-10-12 18:16:28 +02:00
.clang-format Initial commit 2023-10-04 21:28:18 +02:00
.gitignore Initial commit 2023-10-04 21:28:18 +02:00
Makefile Added unit testing 2023-10-08 21:50:06 +02:00
README.md Added resource, fixed memaccess 2023-10-17 13:25:31 +02:00

vriscv - a risc-v simulator

Unit tests

Unit tests can be compiled and run using :

make tests

Resources used

RISC-V Specifications:

Device Tree Source :

Juraj's Blog, mostly:

RISC-V SBI Specifications:

Buildroot fork for nommu linux: