2023-12-20 10:43:17 +01:00
2023-11-02 18:54:57 +01:00
2023-12-20 10:43:17 +01:00
2023-11-03 17:19:00 +01:00
2023-10-04 21:28:18 +02:00
2023-10-04 21:28:18 +02:00
2023-11-07 12:29:46 +01:00
2023-11-07 13:16:00 +01:00

vriscv - a risc-v simulator

Linux and the BBL bootloader can be downloaded, built, and ran on the simulator using:

make run

Unit tests

Unit tests can be compiled and run using :

make tests

Resources used

RISC-V Specifications:

Device Tree Source :

Juraj's Blog, mostly:

RISC-V SBI Specifications:

Description
a risc-v simulator
Readme 462 KiB
Languages
C 92.7%
Assembly 4%
Makefile 2.4%
Shell 0.9%