a risc-v simulator
Go to file
vhaudiquet 981c35584c Initial commit
Added base code, can run ELF files and simulate RV32I instructions
2023-10-04 21:28:18 +02:00
src Initial commit 2023-10-04 21:28:18 +02:00
.clang-format Initial commit 2023-10-04 21:28:18 +02:00
.gitignore Initial commit 2023-10-04 21:28:18 +02:00
Makefile Initial commit 2023-10-04 21:28:18 +02:00
README.md Initial commit 2023-10-04 21:28:18 +02:00