a risc-v simulator
Go to file
2023-10-11 21:30:46 +02:00
src Memory interface is now MMIO-capable 2023-10-11 21:30:46 +02:00
tests Added negative offset case for JALR 2023-10-09 14:51:42 +02:00
.clang-format Initial commit 2023-10-04 21:28:18 +02:00
.gitignore Initial commit 2023-10-04 21:28:18 +02:00
Makefile Added unit testing 2023-10-08 21:50:06 +02:00
README.md Added resource in README 2023-10-09 19:48:12 +02:00

vriscv - a risc-v simulator

Unit tests

Unit tests can be compiled and run using :

make tests

Resources used

RISC-V Specifications:

Juraj's Blog, mostly:

RISC-V SBI Specifications:

Buildroot fork for nommu linux: