vhaudiquet/vriscv
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Added resource in README

Browse Source
This commit is contained in:
vhaudiquet 2023-10-09 19:48:12 +02:00
parent 66c89d8630
commit 12c05b4879
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README.md
View File

@ -9,6 +9,10 @@ make tests
## Resources used ## Resources used
RISC-V Specifications:
- https://five-embeddev.com/riscv-isa-manual/latest/instr-table.html (instruction table)
- https://five-embeddev.com/riscv-isa-manual/latest/priv-instr-table.html (privileged instructions)
Juraj's Blog, mostly: Juraj's Blog, mostly:
- https://jborza.com/post/2021-04-04-riscv-supervisor-mode/ - https://jborza.com/post/2021-04-04-riscv-supervisor-mode/
- https://jborza.com/emulation/2021/04/22/ecalls-and-syscalls.html - https://jborza.com/emulation/2021/04/22/ecalls-and-syscalls.html