vriscv/README.md

30 lines
743 B
Markdown
Raw Permalink Normal View History

# vriscv - a risc-v simulator
2023-11-03 16:36:21 +01:00
Linux and the BBL bootloader can be downloaded, built, and ran on the simulator using:
```
make run
```
2023-10-08 21:50:06 +02:00
## Unit tests
Unit tests can be compiled and run using :
```
make tests
```
## Resources used
2023-10-09 19:48:12 +02:00
RISC-V Specifications:
- https://five-embeddev.com/riscv-isa-manual/latest/instr-table.html (instruction table)
- https://five-embeddev.com/riscv-isa-manual/latest/priv-instr-table.html (privileged instructions)
2023-10-17 13:25:31 +02:00
Device Tree Source :
- https://elinux.org/Device_Tree_Usage
Juraj's Blog, mostly:
- https://jborza.com/post/2021-04-04-riscv-supervisor-mode/
- https://jborza.com/emulation/2021/04/22/ecalls-and-syscalls.html
2023-10-05 11:16:06 +02:00
RISC-V SBI Specifications:
- https://github.com/riscv-non-isa/riscv-sbi-doc/releases