vhaudiquet/u-boot-krane
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

misc: ele_mu: Clear RR when initialize MU

Browse Source 
When OS is doing ELE API call, before OS get the response, OS is force
reseted, then it is possible that MU RR has data during initialization
in SPL stage. So clear the RR registers, otherwise SPL ELE API call will
work abnormal.

Cc: Alice Guo <alice.guo@nxp.com>
Cc: Marek Vasut <marex@denx.de>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Peng Fan
2024-10-13 09:43:05 -03:00
committed by Fabio Estevam
parent 2630ceecef
commit e743134074
1 changed files with 11 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
drivers/misc/imx_ele/ele_mu.c
+11
View File
@@ -25,9 +25,20 @@ struct imx8ulp_mu {
void mu_hal_init(ulong base)
{
struct mu_type *mu_base = (struct mu_type *)base;
u32 rr_num = (readl(&mu_base->par) & 0xFF00) >> 8;
int i;
writel(0, &mu_base->tcr);
writel(0, &mu_base->rcr);
while (true) {
/* If there is pending RX data, clear them by read them out */
if (!(readl(&mu_base->sr) & BIT(6)))
return;
for (i = 0; i < rr_num; i++)
readl(&mu_base->rr[i]);
}
}
int mu_hal_sendmsg(ulong base, u32 reg_index, u32 msg)