arm: mvebu: system-controller: Rework to use UCLASS_SYSCON
The system-controller driver for 32-bit Armada is currently registered as UCLASS_RESET, since it only provides enabling/disabling PCIe ports. Rework it as UCLASS_SYSCON and bind mvebu-reset as a child device. Signed-off-by: Marek Behún <kabel@kernel.org> Reviewed-by: Stefan Roese <sr@denx.de>
This commit is contained in:
committed by
Stefan Roese
parent
3eeb293a91
commit
ab900a6aee
@@ -18,6 +18,7 @@ config ARMADA_32BIT
|
||||
select TOOLS_KWBIMAGE if SPL
|
||||
select SPL_SYS_NO_VECTOR_TABLE if SPL
|
||||
select ARCH_VERY_EARLY_INIT
|
||||
select ARMADA_32BIT_SYSCON_RESET if DM_RESET
|
||||
|
||||
# ARMv7 SoCs...
|
||||
config ARMADA_375
|
||||
@@ -456,6 +457,16 @@ config SF_DEFAULT_MODE
|
||||
default 0x0
|
||||
depends on MVEBU_SPL_BOOT_DEVICE_SPI
|
||||
|
||||
config ARMADA_32BIT_SYSCON_RESET
|
||||
bool "Support Armada XP/375/38x/39x reset controller"
|
||||
depends on ARMADA_32BIT
|
||||
depends on DM_RESET
|
||||
select REGMAP
|
||||
select SYSCON
|
||||
help
|
||||
Build support for Armada XP/375/38x/39x reset controller. This is
|
||||
needed for PCIe support.
|
||||
|
||||
source "board/solidrun/clearfog/Kconfig"
|
||||
source "board/kobol/helios4/Kconfig"
|
||||
|
||||
|
||||
@@ -28,7 +28,7 @@ obj-$(CONFIG_ARMADA_38X) += ../../../drivers/ddr/marvell/a38x/xor.o
|
||||
obj-$(CONFIG_ARMADA_XP) += ../../../drivers/ddr/marvell/axp/xor.o
|
||||
obj-$(CONFIG_ARMADA_MSYS) += ../../../drivers/ddr/marvell/axp/xor.o
|
||||
|
||||
obj-$(CONFIG_DM_RESET) += system-controller.o
|
||||
obj-$(CONFIG_ARMADA_32BIT_SYSCON_RESET) += system-controller.o
|
||||
|
||||
ifdef CONFIG_ARMADA_38X
|
||||
obj-$(CONFIG_MVEBU_EFUSE) += efuse.o
|
||||
|
||||
@@ -1,19 +1,21 @@
|
||||
// SPDX-License-Identifier: GPL-2.0+
|
||||
// (C) 2021 Pali Rohár <pali@kernel.org>
|
||||
/*
|
||||
* Copyright (C) 2021 Pali Rohár <pali@kernel.org>
|
||||
* Copyright (C) 2024 Marek Behún <kabel@kernel.org>
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <dm.h>
|
||||
#include <dm/lists.h>
|
||||
#include <regmap.h>
|
||||
#include <reset-uclass.h>
|
||||
#include <syscon.h>
|
||||
#include <asm/io.h>
|
||||
|
||||
#define MVEBU_SOC_CONTROL_1_REG 0x4
|
||||
|
||||
#define MVEBU_PCIE_ID 0
|
||||
|
||||
struct mvebu_reset_data {
|
||||
void *base;
|
||||
};
|
||||
|
||||
static int mvebu_reset_of_xlate(struct reset_ctl *rst,
|
||||
struct ofnode_phandle_args *args)
|
||||
{
|
||||
@@ -46,46 +48,33 @@ static int mvebu_reset_free(struct reset_ctl *rst)
|
||||
|
||||
static int mvebu_reset_assert(struct reset_ctl *rst)
|
||||
{
|
||||
struct mvebu_reset_data *data = dev_get_priv(rst->dev);
|
||||
struct regmap *regmap = syscon_get_regmap(rst->dev->parent);
|
||||
|
||||
clrbits_32(data->base + MVEBU_SOC_CONTROL_1_REG, BIT(rst->data));
|
||||
return 0;
|
||||
return regmap_update_bits(regmap, MVEBU_SOC_CONTROL_1_REG,
|
||||
BIT(rst->data), 0);
|
||||
}
|
||||
|
||||
static int mvebu_reset_deassert(struct reset_ctl *rst)
|
||||
{
|
||||
struct mvebu_reset_data *data = dev_get_priv(rst->dev);
|
||||
struct regmap *regmap = syscon_get_regmap(rst->dev->parent);
|
||||
|
||||
setbits_32(data->base + MVEBU_SOC_CONTROL_1_REG, BIT(rst->data));
|
||||
return 0;
|
||||
return regmap_update_bits(regmap, MVEBU_SOC_CONTROL_1_REG,
|
||||
BIT(rst->data), BIT(rst->data));
|
||||
}
|
||||
|
||||
static int mvebu_reset_status(struct reset_ctl *rst)
|
||||
{
|
||||
struct mvebu_reset_data *data = dev_get_priv(rst->dev);
|
||||
struct regmap *regmap = syscon_get_regmap(rst->dev->parent);
|
||||
uint val;
|
||||
int ret;
|
||||
|
||||
return !(readl(data->base + MVEBU_SOC_CONTROL_1_REG) & BIT(rst->data));
|
||||
ret = regmap_read(regmap, MVEBU_SOC_CONTROL_1_REG, &val);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
return !(val & BIT(rst->data));
|
||||
}
|
||||
|
||||
static int mvebu_reset_of_to_plat(struct udevice *dev)
|
||||
{
|
||||
struct mvebu_reset_data *data = dev_get_priv(dev);
|
||||
|
||||
data->base = dev_read_addr_ptr(dev);
|
||||
if (!data->base)
|
||||
return -EINVAL;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct udevice_id mvebu_reset_of_match[] = {
|
||||
{ .compatible = "marvell,armada-370-xp-system-controller" },
|
||||
{ .compatible = "marvell,armada-375-system-controller" },
|
||||
{ .compatible = "marvell,armada-380-system-controller" },
|
||||
{ .compatible = "marvell,armada-390-system-controller" },
|
||||
{ },
|
||||
};
|
||||
|
||||
static const struct reset_ops mvebu_reset_ops = {
|
||||
.of_xlate = mvebu_reset_of_xlate,
|
||||
.request = mvebu_reset_request,
|
||||
@@ -98,8 +87,27 @@ static const struct reset_ops mvebu_reset_ops = {
|
||||
U_BOOT_DRIVER(mvebu_reset) = {
|
||||
.name = "mvebu-reset",
|
||||
.id = UCLASS_RESET,
|
||||
.of_match = mvebu_reset_of_match,
|
||||
.of_to_plat = mvebu_reset_of_to_plat,
|
||||
.priv_auto = sizeof(struct mvebu_reset_data),
|
||||
.ops = &mvebu_reset_ops,
|
||||
};
|
||||
|
||||
static int mvebu_syscon_bind(struct udevice *dev)
|
||||
{
|
||||
/* bind also mvebu-reset, with the same ofnode */
|
||||
return device_bind_driver_to_node(dev, "mvebu-reset", "mvebu-reset",
|
||||
dev_ofnode(dev), NULL);
|
||||
}
|
||||
|
||||
static const struct udevice_id mvebu_syscon_of_match[] = {
|
||||
{ .compatible = "marvell,armada-370-xp-system-controller" },
|
||||
{ .compatible = "marvell,armada-375-system-controller" },
|
||||
{ .compatible = "marvell,armada-380-system-controller" },
|
||||
{ .compatible = "marvell,armada-390-system-controller" },
|
||||
{ },
|
||||
};
|
||||
|
||||
U_BOOT_DRIVER(mvebu_syscon) = {
|
||||
.name = "mvebu-system-controller",
|
||||
.id = UCLASS_SYSCON,
|
||||
.of_match = mvebu_syscon_of_match,
|
||||
.bind = mvebu_syscon_bind,
|
||||
};
|
||||
|
||||
Reference in New Issue
Block a user