xilinx: mbv: Allow compiler to optimize inlining in SPL
Enable CONFIG_SPL_OPTIMIZE_INLINING to let the compiler decide which functions marked 'inline' to actually inline, rather than forcing all of them. This reduces SPL code size by allowing the compiler to eliminate unnecessary code duplication. spl/u-boot-spl: all -872 text -872 Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/09f2a62099abf561b91b0d3692714f0f29057d31.1777550623.git.michal.simek@amd.com
This commit is contained in:
@@ -19,6 +19,7 @@ CONFIG_TARGET_XILINX_MBV=y
|
||||
# CONFIG_RISCV_ISA_F is not set
|
||||
# CONFIG_SPL_SMP is not set
|
||||
# CONFIG_AVAILABLE_HARTS is not set
|
||||
CONFIG_SPL_OPTIMIZE_INLINING=y
|
||||
CONFIG_REMAKE_ELF=y
|
||||
# CONFIG_EFI_LOADER is not set
|
||||
CONFIG_FIT=y
|
||||
|
||||
Reference in New Issue
Block a user