clk: sunxi: a523: add MBUS_EMAC1 clock gate
The Allwinner sun55i (A523/A527/T527) platform requires the MBUS clock gate enabled for the gmac1 controller to function. Add the clock gate definition for CLK_MBUS_EMAC1. Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech> Reviewed-by: Andre Przywara <andre.przywara@arm.com>
This commit is contained in:
committed by
Andre Przywara
parent
f8fd33a364
commit
0874f96a2e
@@ -16,6 +16,7 @@ static struct ccu_clk_gate a523_gates[] = {
|
||||
[CLK_PLL_PERIPH0_200M] = GATE_DUMMY,
|
||||
[CLK_APB1] = GATE_DUMMY,
|
||||
|
||||
[CLK_MBUS_EMAC1] = GATE(0x804, BIT(12)),
|
||||
[CLK_BUS_MMC0] = GATE(0x84c, BIT(0)),
|
||||
[CLK_BUS_MMC1] = GATE(0x84c, BIT(1)),
|
||||
[CLK_BUS_MMC2] = GATE(0x84c, BIT(2)),
|
||||
|
||||
Reference in New Issue
Block a user