Use $CC in makefile

master
vhaudiquet 1 year ago
parent bbe2b8ba05
commit ee7d957ba3
  1. 2
      Makefile

@ -13,7 +13,7 @@ all: resources $(BUILD_DIR)/$(NAME) $(BUILD_DIR)/drivers
resources: $(BUILD_DIR)/glib-2.0/schemas/gschemas.compiled resources: $(BUILD_DIR)/glib-2.0/schemas/gschemas.compiled
$(BUILD_DIR)/$(NAME): $(BUILD_DIR)/resource.c $(C_FILES) | $(BUILD_DIR) $(BUILD_DIR)/$(NAME): $(BUILD_DIR)/resource.c $(C_FILES) | $(BUILD_DIR)
gcc $(CFLAGS) -o $@ $^ $(LDFLAGS) $(CC) $(CFLAGS) -o $@ $^ $(LDFLAGS)
# Build directory # Build directory
$(BUILD_DIR): $(BUILD_DIR):

Loading…
Cancel
Save